We present vertical InAs nanowire MOSFETs on Si with an In 0.7 Ga 0.3 As drain. The devices show I on and g m /SS record performance for vertical MOSFETs and I off below 1 nA/µm at V D 0.5 V. We show a device with g m =1.4 mS/µm and SS=85 mV/dec, therefore having Q-value (g m /SS) of 16. The device has I on =330 µA/µm and 46 µA/µm at I off 100 nA/µm and 1 nA/µm, respectively. Furthermore, we show a device with SS=68 mV/dec and I on =88 µA/µm at I off 1 nA/µm and V D 0.5 V.
Introduction
Performance evaluations have shown performance advantages for vertical MOSFETs at the 5 nm node, which makes them a viable option for extending the CMOS roadmap [1] . The vertical structure allows decoupling of the footprint from the gate-length and simultaneously reduced Ioff due to the lack of substrate leakage. The III-V compound semiconductors, InAs and InGaAs, have shown improved performance compared to Si [2, 3] . However, III-V MOSFETs are typically not integrated on Si and suffer from comparably high Ioff due to the narrow band gap and parasitic substrate leakage. Previously planar InGaAs MOSFETs on III-V substrates have achieved I off 1 nA/µm by introducing wider band gap on drain side [4, 5] . In this work, we demonstrate vertical III-V nanowire MOSFETs on Si having I off below 1 nA/µm by introducing a gate-all-around structure and an InGaAs drain. We further demonstrate a device with g m =1.4 mS/µm, SS=85 mV/dec and I on =330 µA/µm at I off 100 nA/µm and V D 0.5 V.
Fabrication Process flow and schematics of the MOSFETs are shown in fig.1 . The fabrication is started by growing a 300-nm-thick InAs n + source contact on the Si substrate by Metal Organic Vapor Phase Epitaxy and is followed by fabrication of three differently sized electron beam lithography defined gold particles (diameters 32, 36, and 40 nm). The nanowires are grown by the VLS method and includes 100 nm undoped InAs and a transition to highly doped In0.7Ga0.3As, which also overgrows the entire nanowire. The core diameter corresponds to the gold particle diameter, while the shell thickness is approximately 5 nm.
The MOSFET processing utilizes a self-aligned gate-last process in order to reduce the access resistance [6] . The process starts by forming a 10-nm-thick W/TiN top-metal contact with a contact length Lc= 200 -300 nm. A 50-nm-thick SiO 2 bottom spacer is then formed. Using the top metal and the bottom spacer as masks, the channel region is digitally etched by ozone oxidation and HCl wet etching until the highly doped shell is removed. An atomic layer deposited 1 nm / 4 nm Al2O3/HfO2 bilayer (EOT ~ 1.5 nm) is deposited before applying 60-nmthick W gate-metal. The device is finalized by depositing a S1813 resist spacer, formation of via holes and metal contacts.
Results Transfer characteristics of a device with a total gate length (Lg) of 260 nm (the gate length without contact overlap, L g,eff , 160 nm) and channel diameter of 28 nm is shown in fig. 2 . The device has a g m = 1.4 mS/µm and SS = 85 mV/dec, corresponding to the highest Q-value (g m /SS = 16) and I on (330 µA/µm) at I off 100 nA/µm (V D = 0.5 V), reported for vertical MOSFETs. Furthermore, this is the first demonstration of a non-planar, III-V MOSFET on Si achieving I off = 1 nA/µm. The output characteristics of the same device, fig. 3 , shows good saturation and on-resistance (R on ) of 690 Ωµm. The device has the same SS at V D = 50 mV and V D = 500 mV, as shown in fig. 4 . The device also shows good electrostatics by having DIBL = 88 mV/V at 1 µA/µm. Fig. 5 shows transfer characteristics of a device with a diameter of 35 nm and effective Lg = 145 nm. The device has SS = 68 mV/dec and g m = 0.58 mS/µm. The MOSFET in fig. 5 has good I on at I off 1 nA/µm due to the low SS, showing I on 170 µA/µm and 88 µA/µm at I off 100 nA/µm and 1 nA/µm, respectively. Fig. 6 shows the transfer characteristics of a device with diameter 24 nm and L g , eff = 130 nm at V D between 0.3 V and 0.8 V. The device has I off below 100 nA/µm at all measured V D while I on increases as a function of V D . Fig. 7 (a) - (d) show I on at different I offs (1, 10, and 100 nA/µm, respectively) for 18 devices fabricated on the same sample plotted versus R on (a), SS (b), diameter (c), and g m (d). The statistics demonstrate that I on at I off 1 nA/µm is limited by SS, hence limited improvements are seen with improved on-state metrics. In contrast, I on at I off 100 nA/µm is limited by on-state metrics, hence clear improvements are observed with improved R on and g m . Table 1 summarizes the two most significant devices in the data set, one with the highest I on and Q-value and one with the lowest SS. Berg, et al., IEDM, pp. 31.2.1-31.2.4, (2015) [7] X. Zhao, et al., IEDM. pp. 28.4.1-28.4.4, (2013) [8] S. Ramesh, et al., VLSI, (2016) [9] C. Thelander, et al., EDL, 29, pp. 206, (2008) Fig. 1 Illustrations of the process flow (a), cross-section schematic of the device after growth (b), cross-sectional schematic of the finalized device (c) and scanning electron micrograph of the finalized device. Fig. 2 Transfer characteristics of the device with Lg,eff 160 nm and diameter 28 nm. Fig. 8 The devices benchmarked versus the state-of-the-art vertical III-V MOSFETs. Fig. 9 The best devices benchmarked against state-ofthe-art planar, lateral and vertical III-V MOSFETs.
